Applicant: Andrew J. Burs

Serial No.: Unassigned Filed: June 26, 2001

Page : 2

4). (New) The integrated circuit structure of claim 46, wherein the first plurality of doped regions and the second plurality of doped regions are arranged in a rectangular array.

s Docket No.: 09464-009002

48. (New) The integrated circuit structure of claim 46, wherein the gate region is a unitary gate structure separating adjacent doped regions of the first plurality of doped regions and the second plurality of doped regions.

(New) The integrated circuit structure of claim 46, wherein the first plurality of doped regions and the second plurality of doped regions are substantially rectangular, and the gate region forms a rectangular grid separating the first plurality of doped regions and the second plurality of doped regions.

(New) The integrated circuit structure of claim 46, wherein the first plurality of doped regions are source regions of a distributed transistor array and the second plurality of doped regions are drain regions of the distributed transistor array.

51. (New) The integrated circuit structure of claim 50, wherein the distributed transistor array operates as a switch in a switching regulator circuit.

(New) The integrated circuit structure of claim 50, wherein the distributed transistor array is a PMOS transistor.

53. (New) The integrated circuit structure of claim 50, wherein the distributed transistor array is an NMOS transistor.

54. (New) A voltage regulator having an input terminal and an output terminal, comprising:

a printed circuit board;

a first flip-chip type integrated circuit chip mounted on the printed circuit board, the first integrated circuit chip including a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal, wherein the power switch includes



11

The transfer will find the find they find

m fill fill m

m

a chip substrate having a first plurality of doped regions and a second plurality of doped regions, the first plurality of doped regions and the second plurality of doped regions being arranged in an alternating pattern, the first plurality of doped regions coupled to the input terminal, the second plurality of doped regions coupled to the output terminal, and

a gate region on the chip substrate separating the first plurality of doped regions and the second plurality of doped regions;

a filter disposed to provide a substantially DC voltage at the output terminal; and a control circuit connected to the gate region to control the power switch to maintain the DC voltage substantially constant.

(New) The voltage regulator of claim 54, wherein the first plurality of doped regions and the second plurality of doped regions are arranged in a rectangular array.

(New) The voltage regulator of claim 54, wherein the gate region is a unitary gate structure separating adjacent doped regions of the first plurality of doped regions and the second plurality of doped regions.

(New) The voltage regulator of claim 54, wherein the first plurality of doped regions and the second plurality of doped regions are substantially rectangular, and the gate region forms a rectangular grid separating the first plurality of doped regions and the second plurality of doped regions.

(New) The voltage regulator of claim 54, wherein the first plurality of doped regions are source regions of a distributed transistor array and the second plurality of doped regions are drain regions of the distributed transistor array.

(New) The voltage regulator of claim 5%, wherein the distributed transistor array is a PMOS/transistor.

(New) The voltage regulator of claim 58, wherein the distributed transistor array is an NMOS transistor.

Applicant: Andrew J. Burst Serial No.:

Unassigned

June 26, 2001 Page

Filed

(New) The voltage regulator of claim 54, wherein the first power switch and filter form a buck-converter topology.

's Docket No.: 09464-009002

(New) The voltage regulator of claim 54, wherein the first power switch intermittently couples an intermediate terminal to the input terminal.

(New) The voltage regulator of claim 62, wherein the first flip-chip type integrated circuit chip has a second power switch fabricated therein to alternately couple and decouple the intermediate terminal to ground.

(New) The voltage regulator of claim 63, wherein the filter is electrically coupled *6*4. between the output terminal and the intermediate terminal.

(New) The voltage regulator of claim 63, wherein the first power switch includes a distributed array of PMOS transistors and the second power switch includes a distributed array of NMOS transistors. 11

(New) The voltage regulator of claim 62, further comprising a rectifier connecting the intermediate terminal to ground.

(New) An integrated circuit chip with a power switch for a voltage regulator fabricated thereon, comprising:

a substrate having a first plurality of doped regions and a second plurality of doped regions, the first plurality of doped regions and the second plurality of doped regions being arranged in a first alternating pattern;

a gate region on the substrate separating the first plurality of doped regions and the second plurality of doped regions; and

an array of metalized pads fabricated on a surface of the substrate, the array including a first plurality of pads and a second plurality of pads, the first and second pluralities of pads being arranged in a second alternating pattern;

wherein the first plurality of pads are electrically connected to the first plurality of doped regions and the second plurality of pads are electrically connected to the second plurality of

Applicant: Andrew J. Burs

Serial No.: Unassigned Filed June 26, 2001 5

Page

doped regions, and wherein the first plurality of pads are connected to a first terminal of the voltage regulator and the second plurality of pads are connected to a second terminal in the voltage regulator.

's Docket No.: 09464-009002

(New) The chip of claim 61, wherein the first alternating pattern is a rectangular array.

(New) The chip of claim 67, wherein the gate region is a unitary gate structure separating adjacent doped regions of the first plurality of doped regions and the second plurality of doped regions.

(New) The chip of claim 67, wherein the first plurality of doped regions and the second plurality of doped regions are substantially rectangular, and the gate region forms a rectangular grid separating the first plurality of doped regions and the second plurality of doped regions.

(New) The chip of claim 67, wherein the first plurality of doped regions are source regions of a distributed transistor array and the second plurality of doped regions are drain regions of the distributed transistor array.

(New) The chip of claim 1/1, wherein the distributed transistor array operates as a switch in a switching regulator circuit.

(New) The chip of claim 67, wherein the second alternating pattern is a first set of alternating stripes.

(New) The chip of claim 67, wherein the second alternating pattern is a checkerboard pattern.

(New) The chip of claim 67, wherein the first and second pluralities of doped regions are p+ regions formed in an n-type well or substrate.

